The effect of scaling into deep decanano dimensions on the performance of pseudomorphic high electron mobility transistors (pHEMTs) is extensively studied using Monte Carlo simulations. The scaling of devices with gate lengths of 120, 70, 50 and 30nm is performed in both lateral and vertical directions. The devices exhibit a significant improvement in transconductance during scaling, even though external resistances become a limiting factor.
INTRODUCTION
Pseudomorphic high electron mobility transistors (pHEMTs) with low indium content channels and channel lengths 0.25-0.15 gm are today the workhorse of the MMIC industry [1] [10] which is in very good agreement with experimental data, and d since the InGaAs channel is 10 nm thick. The ionized impurity scattering rate is calculated using the Ridley model which includes third-body exclusion [11] . We have used a direct technique to generate a final state of the electron after the ionized impurity scattering [12] . Following [13] , all scattering rates and generation of final states are modified with a form factor G (the overlap integral) given by been scaled with respect to technologically achievable dimensions. Thickness of the etchstop and space layers and the extent of the recess considered in the scaling process are given in Table I . A rapid increase of the average channel velocity for the scaled pHEMTs can be observed in Figure 3 for gate lengths scaled from 120nm to 70nm. This improvement in channel velocity saturates with the further scaling of the devices to 50 and to 30 nm. The continued device improvements below the 70nm velocity cut-off results solely from the reduction of the channel length and the decrease in the source-drain separation. The drain current and transconductance are plotted in Figure 4 as a function of the gate voltage for intrinsic devices for a drain voltage of 1.5V. The intrinsic transconductance increases steadily during the scaling process, despite an almost constant channel Figure 5 illustrates the effect of the external contact resistance on the device performance, assuming that the value of these resistances remains unchanged in the scaling process. Influence of the external resistances on the device performance (both on the drain current and the transconductance) becomes increasingly important with the reduction of the device dimensions. We expect that the problems related to the handling of external resistances will be one of the main issues for further technological improvement.
CONCLUSIONS
We have performed a Monte Carlo study of the pHEMTs' performance with low indium content when these devices are scaled into the deep decanano dimensions. We have not incorporated the phenomena of electron-electron (e-e) interactions into the Monte Carlo module. The e-e interactions are a fast process, responsible for a thermalization of electrons. Therefore, it should be considered only in regions with very high electron density, pHEMTs with the structure shown in Figure have two regions of high electron density: the heavily doped cap where changes in electron density have no influence on the drain current, and the delta-doped layer where the e-e interaction may reduce the induction of electrons into the channel. The latter is partially compensated by considering a lower, effective delta-doping concentration. Based on the careful calibration of the pHEMT with 120-nm gate length, we have found a continuous improvement in the intrinsic device performance with the proportional scaling. If we wish to take an advantage of the performance potential of the intrinsic device then its contact resistances need to be reduced as much as possible.
